FPGA netlist from Bitstream

[debugasm]

You can find info at this github:

Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx

or to "fpgadeveloper.com":

How to read an NGC netlist file

debugasm